The channel-imposed degradation of signal quality in high-speed links can be compensated by an equalizer [1] . In an adaptive equalizer, a feedback mechanism is required to measure and report the eye quality at the equalizer output. An eye-opening monitor (EOM) is a circuit block that periodically reports a quantitative measure of the quality of the signal eye that it is sampling [2] .
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In this paper, an EOM circuit architecture that maps both the vertical and horizontal opening of the received eye to a twodimensional error diagram is proposed. The error diagram is directly correlated to the eye opening in both dimensions. It contains information about the shape of the eye and serves as the cost function for updating the equalizer coefficients. The EOM circuit overlaps a rectangular mask with the received signal eye. Any data transition passing inside the mask is counted as an error. The area of the mask is swept in horizontal and vertical dimensions independently. The error diagram is generated by recording the error count for different mask geometries. The operation is illustrated in Fig. 18 .3.1 for one mask size. An error is flagged when a transition crosses either of the two vertical sides of the mask. Two reference voltages, V H and V L , define the vertical opening of the mask and two phases of the sampling clock, φ early and φ late , determine its horizontal opening. Data is continuously compared with V H and V L and the results are sampled at early and late phases. An external full-rate clock is divided by two to generate I and Q phases. Two phase rotators interpolate between I and Q and between I and Q to create respectively early and late phases. Therefore, the output phase of each rotator covers half of the bit period. Each rotator has a 15b thermometer-encoded control line that results in a phase step of 6 o . When both sets of control bits are zero, φ early and φ late are in phase with Q and overlap in the center of the eye. Every positive edge on next_φ early moves φ early one step to the left. Similarly, every positive edge on next_φ late moves φ late one step to the right. The 16 th positive edge on either next_φ early or next_φ late automatically resets the phase to the center position. The D-flip flops (DFF) sample the comparators' outputs at both φ early and φ late . As the sampling clocks are half-rate, each DFF block consists of two DFFs to sample at both rising and falling edges of the clocks. This avoids skipping any data transition.
Processing the errors caused by early and late samples separately allows the EOM to differentiate data transitions that cross the left of the eye mask from those that cross the right side and enables it to capture asymmetrical eye diagrams. The final error output passes through a digital divider with four selectable divide ratios. A larger divide ratio is selected in order to measure cases with high error counts.
The comparator circuits use a differential CML topology, as shown in Fig. 18 .3.3. The lower comparator reference is generated by swapping V H and V L [2] . The reference levels can be adjusted through either an off-chip signal or an on-chip DAC. The DAC sets V H =V cm + n∆V and V L =V cm -n∆V, where V cm is input common mode and 1≤n≤7. Every positive edge on next_ref increases n by one. The eighth edge resets n to 1. The EOM circuit is implemented in a 0.13µm standard CMOS technology. On-wafer measurements from 1 to 12.5Gb/s with a 2 31 -1 PRBS source and 1.2V supply shows successful error-diagram measurement. The EOM operates reliably even at severe conditions when a closed eye with 10 -2 BER is applied to the input. It consumes about 275mA from a 1.2V supply and is functional at 10Gb/s with supply voltage as low as 1V. Figure 18 .3.4 shows the error_out signal when a 10Gb/s signal with 41ps peakto-peak sinusoidal jitter (SJ) is applied to the input and both next_φ early and next_φ late are stepped at about 3MHz. The mask vertical opening is 120mV. There is an error-free region (no toggle) for a small mask opening but as the mask gets wider the zoomed error_out signal depicts that the error frequency gradually increases. The periodic behavior of the error_out signal is due to the self-resetting mechanism of the phases. Figure 18 .3.5 is the measured eye opening at three different MER when various amounts of SJ is added to the 10Gb/s, 2 31 -1 PRBS input. As expected, the measured eye opening monotonically decreases as jitter closes the eye. 
